PIC16F747-E/ML【PDF 65/231 页】IC PIC MCU FLASH 4KX14 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3874

61页 62页 63页 64页 [65页]66页 67页 68页 69页

PIC18F2X1X/4X1X

DS39636D-page 162

2009 Microchip Technology Inc.

16.4

I2C Mode

The MSSP module in I2C mode fully implements all

master and slave functions (including general call

support) and provides interrupts on Start and Stop bits

in hardware to determine a free bus (multi-master

function). The MSSP module implements the standard

mode specifications, as well as 7-bit and 10-bit

addressing.

Two pins are used for data transfer:

Serial clock (SCL) – RC3/SCK/SCL

Serial data (SDA) – RC4/SDI/SDA

The user must configure these pins as inputs or outputs

through the TRISC<4:3> bits.

FIGURE 16-7:

MSSP BLOCK DIAGRAM

(I2C MODE)

16.4.1

REGISTERS

The MSSP module has six registers for I2C operation.

These are:

MSSP Control Register 1 (SSPCON1)

MSSP Control Register 2 (SSPCON2)

MSSP Status Register (SSPSTAT)

Serial Receive/Transmit Buffer Register

(SSPBUF)

MSSP Shift Register (SSPSR) – Not directly

accessible

MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control

and status registers in I2C mode operation. The

SSPCON1 and SSPCON2 registers are readable and

writable. The lower 6 bits of the SSPSTAT are read-only.

The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or

out. SSPBUF is the buffer register to which data bytes

are written to or read from.

SSPADD register holds the slave device address when

the SSP is configured in I2C Slave mode. When the

SSP is configured in Master mode, the lower seven bits

of SSPADD act as the Baud Rate Generator reload

value.

In receive operations, SSPSR and SSPBUF together

create a double-buffered receiver. When SSPSR

receives a complete byte, it is transferred to SSPBUF

and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double-

buffered. A write to SSPBUF will write to both SSPBUF

and SSPSR.

Read

Write

SSPSR reg

Match Detect

SSPADD reg

Start and

Stop bit Detect

SSPBUF reg

Internal

Data Bus

Addr Match

Set, Reset

S, P bits

(SSPSTAT reg)

RC3/SCK/SCL

RC4/SDI/

Shift

Clock

MSb

SDA

LSb

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式